

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5: (11) International Publication Number: WO 93/21659 A1 H01L 29/784, 27/088 (43) International Publication Date: 28 October 1993 (28.10.93) (21) International Application Number: PCT/GB93/00792 (81) Designated States: JP, KR, US, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, (22) International Filing Date: 15 April 1993 (15.04.93) PT, SE).

GB

15 April 1992 (15.04.92)


(71) Applicant (for all designated States except US): BRITISH TECHNOLOGY GROUP LTD. [GB/GB]; 101 Newington Causeway, London SEI 6BU (GB).

(72) Inventor; and (75) Inventor/Applicant (for US only): LEE, Michael, John [GB/ GB]; 8 Lucas Road, High Wycombe, Buckinghamshire HPI3 6QE (GB).

(74) Agent: CULLIS, Roger; Patents Department, British Technology Group Limited, 101 Newington Causeway, London SE1 6BU (GB).

Published With international search report.

(54) Title: SEMICONDUCTOR DEVICES WITH A DOUBLE GATE



(57) Abstract

An integrated circuit arrangement comprising a pair of insulated-gate transistor devices connectible in series, the first transistor of said pair being operable as a depletion-mode device whilst the second transistor of said pair serves as an enhancementmode device. A separately-biasable gate electrode permits the threshold voltage of the depletion-mode transistor to be adjusted independently.

8

(30) Priority data:

9208324.5

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

				,	
AT	Austria	FR	France	MR	Mauritania .
AU	Australia	GA	Gabon	, MW	Malawi
BB	Barbados	GB '	United Kingdom	NL	Netherlands
BE	Belgium	GN	Guinea	NO	Norway
BF	Burkina Faso	GR	Greece	NZ	New Zealand
BC	Bulgaria	HU	Hungary	PL.	Poland
BJ	Benin	IE	Ireland	· PT	Portugal
BR	Brazit	ıτ	Italy	RO	Romania
	· ·	JP	Japan	RU	Russian Federation
CA	Canada	KP.	Democratic People's Republic	SD	Sudan
CF	Central African Republic	N.F.		SE	Sweden
CC	(ongo		of Korea	SK	Slovak Republic
CH	Switzerland	KR	Republic of Korea		-
CI	Côte d'Ivoire	KZ	Kazakhstan	SN	Senegal
CM	Cameroon	H,	Liechtenstein	SU	Soviet Union
cs	Czachoslovakia •	LK	Sri Lanka	TD	Chad
cz	Czech Republic	1.0	Luxembourg	TC	Togo
DE	Germany	MC	Munaco	· UA	Ukraine
		MC	Madagascar	us	United States of America
DK	Denmark .	MI.	Mali	. VN	Viet Nam
ES	Spain			•••	
FI	Finland	MN	Mungolia		•

Semiconductor devices with a double gate

This invention relates to semiconductor devices and, in particular, to the fabrication of thin film transistors and 5 integrated circuits incorporating such transistors.

In designing circuits for integrated electronics it is an advantage to have more than one type of active device available – for example CMOS has n and p channel and most n-MOS integrated circuit fabrication processes allow selective variation of 10 threshold voltage and in particular fabrication of enhancement and depletion mode devices simultaneously. For an n-channel enhancement mode device the minimum current (off state) flows with zero applied gate voltage and is increased by applying a positive gate voltage (on state). Conversely for a depletion 15 mode device a negative gate voltage is applied to turn the device off whilst at zero gate voltage the device is in the on state.

In n-MOS circuits use of enhancement-depletion circuitry gives improved performance when compared with enhancement-only 20 circuits, in terms of switching speed, output voltage levels, and power consumption.

As indicated above, improved circuit performance is possible if depletion mode devices are also available. Possible ways to produce depletion type thin film active devices are to increase 25 the semiconductor film thickness for the depletion devices as compared to the enhancement, or to selectively add n-type dopant material into the channel region of the depletion devices. In either case additional process steps would be needed, involving the use of extra mask layers, and hence increased cost and 30 reduced yield. Depletion and enhancement devices may also be produced by using different geometries for the CdSe layers without an additional mask step.

We have devised a process using cadmium selenide which produces a double gated n-channel enhancement mode device, 35 combining the desirable characteristics of high speed operation

25

30

due to the high carrier mobility, high on current and low off current.

It has been found possible to produce depletion-mode TFTs without any additional processing steps by biasing one of the 5 gates of the device to control the threshold voltage of the device so that it has a suitable (negative) value. Thus the TFTs can be made to be enhancement or depletion types as required, with both types co-existing in the same circuit.

No alterations to the fabrication process are needed, and no 10 additional mask layers, merely a small variation in mask design to allow separate control of the potential of both gates of the TFTs. An externally applied voltage is applied to one gate of the depletion mode devices in the circuit to set the required threshold voltage.

According to the present invention there is provided an integrated circuit arrangement comprising a pair of insulated-gate transistor devices connectible in series wherein the first transistor of said pair is operable as a depletion-mode device whilst the second transistor of said pair 20 serves as an enhancement-mode device.

The invention will now be particularly described with reference to the accompanying drawings, in which:

Figure 1 is a cross-section through a thin film transistor in accordance with a specific embodiment of the invention;

Figure 2 shows electrical characteristics of the transistor of Figure 1; and

Figure 3 is the circuit diagram of an inverter; and

Figure 4 shows electrical characteristics of this inverter.

Referring now to the drawings, Figure 1 shows a cross-section through a thin film transistor in accordance with a specific embodiment of the present invention. A diffusion barrier 1 is formed on a substrate 3. The device has a bottom 35 gate 5 separated by an insulator layer 7 from a layer of cadmium

- selenide 9. An n-channel region 11 is formed in this semiconductor layer. A pad contact 13 and column conductor 15 are provide for the source and drain electrodes. An upper gate 17 is separated from the semiconductor by an insulator layer 19.
- Figure 2 shows the current through the transistors as a function of the top gate voltage for two values of the bottom of the top gate voltage. It is seen there is a marked difference in the position of the curves particularly in the theshold region (i.e. the steeply rising part).
- Figure 3. shows the circuit diagram of an inverter for use with the transistor of Figure 1. Its transfer characteristics are shown in Fig. 4. where the advantage of using the depletion TFT as the pull-up transistor is seen in the larger voltage swings. In the example chosen an enhancement pull-up device 15 would not operate a shift register.

Fabrication of enhancement and depletion type CdSe thin film transistors is simultaneously possible, with no additional masking or processing steps to those required for a purely enhancement type process.

The same technique may be applied to the production of TFTs using other semiconductor materials. In the case of polysilicon this process would compensate for the low mobility of holes in p-type material and produce enhanced circuits.

Claims

- An integrated circuit arrangement comprising a pair of insulated-gate transistor devices connectible in series characterised in that the first transistor of said pair is
 operable as a depletion-mode device whilst the second transistor of said pair serves as an enhancement-mode device.
- 2. An integrated circuit arrangement according to claim 1 characterised in that said first transistor of a separately-biasable gate electrode adapted to permit the 10 threshold voltage of said transistor to be adjusted independently.
 - 3. An integrated circuit arrangement according to claim 1 characterised in that the channel region of said transistors is formed of cadmium selenide.
- 15 4. An integrated circuit arrangement according to claim 1 characterised in that the channel region of said transistors is formed of silicon.
- 5. A switching circuit characterised in that it incorporates a pair of transistors in an integrated circuit arrangement in 20 accordance with any one of the preceding claims.




Fig. 1





Fig. 2






Fig. 3




Fig.4



International Application N

I. CLASSII	TCATION OF SUBJ	ECT MATTER (if several classification	n symbols apply, indicate aii)6	
According		t Classification (IPC) or to both Nationa		
п инто	SEARCHED			
II. FIELDS	JEARCHES	Minimum Docs	imentation Searched ⁷	
Classificat	ion System		Classification Symbols	
				
Int.C1	. 5	H01L		
			ner than Minissum Documentation as are Included in the Fields Searched ⁸	
Category °		ED TO BE RELEVANT? ocument, 11 with indication, where appro	prists of the relevant possesses 12	Relevant to Claim N
	Chelles w D	поменти писта вруги	Armed as and sensitive harvelon	- Autorent to Cialili I
X	PATENT vol. 00 & JP,A, KK) 6	1		
.,	see abs	tract		
Y		200		2,4,5
Y	IBM TEC vol. 20 page 53 F. F. F ELECTRO	2,4,5		
X	7 Febru	803 530 (TAGUCHI) - ary 1989 umn 9, line 25 - colu ure 6	mn 10, line	1,4,5
			-/	İ
			•	
"T" later document published after the international filing date but later than the priority date claimed "T" later document published after the international filing date on or after the international filing date or other special reason (as specified) "T" document effering to an oral disclosure, use, exhibition or other means "T" later document published after the international filing date but later than the priority date claimed "T" later document published after the international filing date but later than the priority date claimed "T" later document published after the international filing date but later than the priority date claimed "T" later document published after the international filing date but later document published after the international filing date but later than the priority date claimed "T" later document published after the international filing date but later document published after the international filing date but later document published after the international filing date but later document published after the international filing date but later document published after the international filing date but later document published after the international filing date but later document published after the international filing date but later document published after the international filing date but later document published after the international filing date but later document published after the international filing date but later document published after the international filing date but later document published after the international filing date but later document published after the international filing date but later document published after the international filing date but later document published after the international filing date but later document published after the international filing date but later document published after the international filing date but later document defining to consider a not in considered in ovel or cannot be considered novel or cannot be consid				twith the application but or theory underlying the the claimed invention not be considered to the claimed invention inventive step when the more other such docu- vious to a person skilled
IV. CERT	FICATION			
Date of the Actual Completion of the International Search 22 JUNE 1993				I Seench Report
Date of the	22 J			
	ZZ J	,	Signature of Authorized Officer	

	NTS CONSIDERED TO BE RELEVANT (CONTINUED FROM THE SECOND SHEET)	
Category o	Citation of Document, with indication, where appropriate, of the relevant passages	Relevant to Claim No
	PATENT ABSTRACTS OF JAPAN vol. 015, no. 229 (E-1076)11 June 1991 & JP,A,30 66 159 (MITSUBISHI ELECTRIC CORP) 20 March 1991 see abstract	1,2,4,5
	IEEE ELECTRON DEVICE LETTERS vol. 13, no. 1, January 1992, NEW YORK US pages 17 - 19 BIING-SENG WU ET AL 'A Novel Depletion-Gate Amorphous Silicon Thin-Film Transistor' see the whole document	2,4,5
\	EP,A,O 006 001 (THE SECRETARY OF STATE DEFENCE IN HER BRITANIC MAJ. GOV.) 12 December 1979 see page 15, line 13 - line 22	2
	EP,A,O 308 128 (NATIONAL RESEARCH DEVELOPMENT CORPORATION) 22 March 1989 see column 2, line 38 - column 3, line 28	2,3
	14 June 1990 see abstract; figure 1	
-		-

Form PCT/ISA/210 (extra sheet) (James y 1985)

ANNEX TO THE INTERNATIONAL SEARCH REPORT ON INTERNATIONAL PATENT APPLICATION NO.

GB 9300792 73120

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on

The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

22/0 22/06/93

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US-A-4803530	07-02-89	JP-A- 5403367	79 12-03-79
EP-A-0006001	12-12-79	GB-A- 160105 AU-A- 475837 FR-A- 242768 JP-A- 5415888 US-A- 431712	79 06-12-79 35 28-12-79 31 15-12-79
EP-A-0308128	22-03-89	GB-A,B 220987 JP-A- 115276 US-A- 496863	3 15-06-89
WO-A-9006595	14-06-90	EP-A- 040135 JP-T- 350322	